

United States Patent and Trademark Office

un

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/649,781	08/28/2003	Phillip E. Byrd	M4065.0468/P468-B	5845
24998 7590 03/20/2007 DICKSTEIN SHAPIRO LLP 1825 EYE STREET NW			EXAMINER ISAAC, STANETTA D	
			2812	
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		03/20/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)				
	10/649,781	BYRD ET AL.				
Office Action Summary	Examiner	Art Unit				
	Stanetta D. Isaac	2812				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on 27 De	ecember 2006.					
2a)⊠ This action is FINAL . 2b)□ This	action is non-final.					
3) Since this application is in condition for allowar	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
4) Claim(s) <u>37-45 and 49-52</u> is/are pending in the	application.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>37-45 and 49-52</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9) The specification is objected to by the Examiner	ſ.					
10)⊠ The drawing(s) filed on <u>27 December 2006</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correcti	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
	1. Certified copies of the priority documents have been received.					
<u> </u>	2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
,						
Attachment(s)	·					
1) Notice of References Cited (PTO-892)	4) Interview Summary					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal Pa					
Paper No(s)/Mail Date	6) Other:					

Art Unit: 2812

DETAILED ACTION

This Office Action is in response to the amendment and Non-Compliant amendment filed on 12/08/06 and 12/27/06, respectively. Currently, claims 37-45 and 49-52 are pending.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 37, 40 and 42-44 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In Claim 37, lines 5-8, it is indefinite that "connecting a second terminal of each of said plurality of dies to the first terminal..." In the Applicant's disclosure, paragraphs [0025-0026], the first signal (Vcc) of a common conductor (implied first terminal) and the second signal (Vss) of a common conductor (implied second terminal) are not connected to each other. In other words, there is not a disclosure that would particularly point that the "second terminal" is connected to the "first terminal".

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an

Art Unit: 2812

international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 37-45 and 49-52 are rejected under 35 U.S.C. 102(e) as being anticipated by Fenner et al., US Patent 6,548,826.

Fenner discloses the semiconductor method as claimed. See figures 1-6, and corresponding text, where Fenner teaches, pertaining to claim 37, a method of testing a plurality of dies fabricated on a wafer, said method comprising: connecting a first terminal 106 of each of said plurality of dies 200 to a common signal conductor 502 (figures 1, 2 and 5; col. 4, lines 26-48; col.5, lines 44-51); connecting a second terminal 106 of each of said plurality of dies to the first terminal on each respective die through a diode 210 which allows said second terminal to receive a signal from said common signal conductor 504 during a first test procedure (figures 4 and 5; col. 5, lines 35-42; col. 7, lines 29-41); and reverse biasing the diode on at least some of said dies during a second test procedure, to isolate said second terminal of said at least some of said dies from said common signal conductor 105 during said second test procedure (figures 4 and 5; col. 7, lines 29-44, additional test are performed for the dies that past the first test).

Fenner teaches, pertaining to claim 38, a method of testing a semiconductor die on a wafer comprising: (1) applying voltage 500 to a voltage line 106 which connects with first and second voltage terminals 502, 504 of each of a plurality of dies 200 on said wafer through a diode 210 between the first and second voltage terminals on each of said plurality of dies (figures 4 and 5; col. 6, lines 55-67; col. 7, lines 1-26) (2) removing voltage from said first voltage line (col. 7, lines 27-35, *Note*: the Examiner takes the position that the after the disconnection of the power supply, the dies of electrically isolated by the implied temporary isolation devices); and (3) applying voltage to a die by connecting a probe to a said first or second voltage terminals

Art Unit: 2812

associated with said die, at least a portion of said die being isolated from said voltage line by the diode (col. 7, lines 33-35, *Note*: the Examiner takes the position that a probe is included in the post burn-in inspection procedure).

Fenner teaches, pertaining to claim 39, wherein steps (1) and (2) are performed before step (3) (col. 7, lines 10-27 and 29-35).

Fenner teaches, pertaining to claim 40, further comprising permanently isolating a die from said common first voltage conductor as a result of tests performed in said first and second test procedures (figure 5; col. 6, lines 19-23 and lines 35-40).

Fenner teaches, pertaining to claim 41, wherein step (1) is performed after steps (2) and (3) (col. 6, lines 20-30).

Fenner teaches, pertaining to claim 42, further comprising permanently isolating one or more of said plurality of dies found defective during at least said first or second test procedure from said common conductor (col. 7, lines 45-47).

Fenner teaches, pertaining to claim 43, wherein said permanently isolating one or more of said plurality of dies comprises activating a permanent isolation device coupled between said between said common conductor and one or more of said plurality of dies found defective during said first or second test procedure (col. 6, lines 20-30).

Fenner teaches, pertaining to claim 44, wherein said permanent isolation device comprises a laser activated fuse (col. 6, lines 20-30).

Fenner teaches, pertaining to claim 45, a method of testing a semiconductor wafer comprising: supplying first signal 500 to a first signal line 502 on a semiconductor wafer coupled to a plurality of dies 200 fabricated on said wafer during a first test mode, each die comprising an

integrated circuit and a first terminal 106 used to apply said first signal to internal components of said die (figures 1, 2 and 5; col. 4, lines 26-48; col.5, lines 44-51); determining internal components 402, 403 of one or more dies to temporary isolate from said plurality of dies (col. 7, lines 27-35, *Note*: the Examiner takes the position that the after the disconnection of the power supply, the dies of electrically isolated by the temporary devices); supplying a second signal to a diode on said one or more dies to temporarily isolate said internal components of said one or more dies from said plurality of dies during a second test mode (col. 7, lines 27-35, *Note*: the Examiner takes the position that the after the disconnection of the power supply, the dies of electrically isolated by the implied temporary isolation devices); wherein, each diode is coupled between said first terminal and second terminal 106 of a respective die for allowing said first signal to move in only one direction between said first terminal and said second terminal of a

Fenner teaches, pertaining to claim 49, wherein said first test mode reverse biases said diode to electrically decouple said first signal line with said circuitry for performing an electrical function on one of said dies (col. 5, lines 44-51).

respective die (figures 4 and 5; col. 7, lines 29-35).

Fenner teaches, pertaining to claim 50, further comprising permanently isolating one or more of said plurality of dies found defective during said first or second test modes from said first signal line (col. 6, lines 20-30).

Fenner teaches, pertaining to claim 51, wherein said permanently isolating one or more of said plurality of dies comprises activating a permanent isolation device coupled between said first signal line and one or more of said plurality of dies found defective during said first or second test modes (col. 6, lines 20-30).

Art Unit: 2812

Fenner teaches, pertaining to claim 52, wherein said permanent isolation device comprises a laser activated fuse (col. 6, lines 20-30).

Response to Arguments

Applicant's arguments filed 12/08/06 have been fully considered but they are not persuasive. In the Remarks on pages 15-16:

The Applicant raises the clear issue as to whether Fenner suggest if the diode is connected *on* (intentionally emphasized) the die, where "connecting a second terminal of each of said plurality of dies to the first terminal on each respective die through a diode which allows said second terminal to receive a signal from said common signal conductor during a first test procedure..." is obtained.

The Examiner takes the position that Fenner does teach that the diode is electrically connected to the die, as a result, would represent that the diode is in fact *on* (intentionally emphasized) the die by an electrical connection. In addition, the Applicant fails to particularly point out and distinctly claim the subject matter regarding the second terminal of each of the plurality of dies to be connected to the first terminal in order to receive a signal from the common signal conductor (see 35 U.S.C 112 2nd rejection above).

Art Unit: 2812

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/649,781 Page 8

Art Unit: 2812

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stanetta Isaac Patent Examiner March 14, 2007

MICHAEL LEBENTRITT
SUPERVISORY PATENT EXAMINER